define macro in makefile for visual studio C++ build -


i have 2 exe use same .dll through explicit linking, both specific work, differentiated through macros. have created make file build dll, how define macro in makefile, can generate respective dll use. while build on windows, , using visual studio compiler, input appreciable.

when run make, can set macros on command-line. these macros become read-only during make run (in other words, override assignments may attempt inside makefile).

so, create make-based visualstudio project. debug configuration ensure runs

make target=debug 

and release configuration

make target=release 

Comments

Popular posts from this blog

css - Text drops down with smaller window -

php - Boolean search on database with 5 million rows, very slow -

c# - DetailsView in ASP.Net - How to add another column on the side/add a control in each row? -